Multiplications in many of the DSP applications are implemented by fixed-width multipliers primarily due to its low hardware complexity, less operation delay time and reduced power consumption. This paper presents an error compensation method for a fixed-width multiplier that receives two n-bit inputs and produces n-bit product. For the generation of error compensation bias, Booth encoder outputs have been employed. In order to compensate for truncation error and to generate the error compensation bias efficiently, truncated bits are divided into two groups and the carry estimation is done through exhaustive simulations. The simulation results reveal that the proposed method reduces the truncation error significantly compared with the direct-truncated multiplier with modest hardware overhead. Results further validate that the overall truncation error is significantly reduced as compared with the other existing method.
Introduction
In many DSP applications, truncation of (n-1) least-significant bits of the resultant (2n-1)-bit product due to the internal word length is essential, to reduce the hardware complexity, operation delay time and power consumption. This can be done by removing half of the adder cells required for computing the (n-1) least-significant columns which in effect reduces the area by approximately 50%. But it leads to huge truncation error. In the post truncation method, after doing all the operations, (n-1) LSBs are truncated. This is the most accurate method, but it results in increased computation time and more hardware area. In order to address this problem, several fixed-width multiplier schemes have been proposed. In fixed-width multipliers, the adder cells required for the addition of (n-1) LSBs are removed and appropriate error compensation biases are obtained and added to the retained adder cells. In this manner, the truncation error can be significantly reduced.
Various approaches to reduce the hardware and to improve the accuracy of fixed-width multipliers have been proposed in literature. Sunder S Kidambi et al (1996) proposed a technique in which a constant bias is computed and added to the retained adder cells. This technique is advantageous in terms of bias generation. However it has huge truncation error since the bias obtained is constant and does not adapt to the input data. Adaptive schemes proposed by Jer Min Jou et al (1999) , Lan-Da Van et al (2000) and Chih-Chyau Yang et al (2005) achieve higher accuracy while comparing to the constant scheme, since the compensation bias adjusts adaptively, according to the input data though at the cost of a minimum hardware overhead. Jer Min Jou et al (1999) have proposed Low-error fixedwidth multipliers for sign-magnitude and two's-complement formats. Here the authors have presented a general methodology for designing a Low-error two's-complement fixed-width multiplier. Authors also have investigated on choosing the generalized index. Lan-Da Van and Chih-Chyau Yang (2005) have proposed a more generalized method to design Low-error fixed-width two's-complement multipliers for different cases. Several techniques for the reduction of the truncation error of fixed-width modified Booth multipliers have been proposed by Shyh-Jye Jou et al (2000 ), Meng_Hung Tsai et al (2003 , Kyung-Ju Cho et al (2004) and Jiun-Ping Wang et al (2011) . Shyh-Jye Jou et al (2000) have proposed a technique in which statistical and linear regression analysis is used to generate the compensation bias and the authors have extended the approach to modified Booth multiplier. Meng HungTsai et al (2003) have proposed a technique in which statistical and linear regression analysis is employed for generating the compensation bias. However the truncation errors are found to be still large. Kyung-Ju Cho et al (2004) have proposed an efficient method for fixed-width modified Booth multiplier. Here, the authors have used Booth encoder outputs for the generation of compensation bias. A technique which is highly accurate has been proposed by JiunPing Wang et al (2011) . In this proposal, an error compensation circuit, which could make the error distribution symmetric to and also centralize in zero error, for reducing both the mean error and mean-square errors simultaneously has been realized.
The modified Booth encoding technique has been employed in several multipliers, for the main reason that it reduces the number of partial products by a factor of 2. This paper presents a method for the generation of error compensation bias for fixed-width modified Booth multiplier. For efficient generation of compensation bias, Booth encoder outputs have been employed. Truncated bits are divided into the major group and minor group. Estimation of the carry is done through exhaustive simulation.
The paper is organized as follows. In Section II, a brief review of modified Booth encoding is presented. Section III presents the proposed error compensation technique. Section IV presents the results and performance comparison of the proposed method with the existing techniques. Section V concludes the paper.
Fundamentals of Modified Booth encoding
Modified Booth multiplier is one of the most popular and widely used multiplier because it realizes the reduction in the number of partial products by a factor of 2. Consider the multiplication of two n-bit signed numbers X and Y, where X is the n-bit multiplicand and Y is the n-bit multiplier. X and Y in two's complement form can be represented as According to the encoded result shown in table 1, one of the multiple multiplicands -2X, -X, 0, X, 2X is chosen for the generation of each partial product PPi. Operation 2X can be implemented by shifting X left by one bit. For the negation operation, each bit of X is inverted and a binary value of 1 is added as the correction bit to the LSB of the next partial product row. The correction bit indicates whether the partial product row is positive (cor i =0) or negative (cor i =1). Fig. 1 shows the partial product matrix of an 8-bit modified Booth multiplier The Partial product matrix of the modified Booth multiplier can be divided into most significant part, MP and least significant part, LP as shown in Fig. 2 . For the efficient generation of the compensation bias, LP is further divided into LP major and LP minor . While LP major indicates the most significant column of the LP, and LP minor indicates the remaining columns in LP. In the direct-truncated multiplier, truncation is done by directly removing adder cells required for LP resulting in a very large truncation error. In fixed-width multipliers, after removing the adder cells required for LP, a compensation circuit is added that estimates the carry value from LP to MP in order to reduce the truncation error. In this technique, the adder cells for computing LP minor are removed and the carry generated from LP minor to LP major is estimated using a simple circuit. This estimated carry value is added to LP major and the carry obtained from this addition is the desired compensation bias. Fig. 2 shows the partial product matrix indicating LP and MP. 
3. Proposed error compensation method
In this method, the Booth encoder outputs are used for the generation of the compensation bias since the generated partial products depend on the Booth encoder outputs. In this method, the relation between the carry value generated from LP minor to LP major and Booth encoder outputs has been explored through exhaustive simulation. Then, a simple compensation bias circuit has been derived that accepts the Booth encoder outputs as the inputs and generates the approximate carry value. The carry value so obtained is added to LP major and the carry obtained from this addition stage is the desired compensation bias.
The carry may be generated from LP to the MP for any of the following operations X, 2X, -X, -2X. To identify whether the encoded bit y i 1 has resulted in any operation, we can define will be 100. Table 2 shows the actual carry values generated for 8-bit modified Booth multiplier from LP minor to LP major for all the possible values of y 2 11 y 1 11 y 0 11 which are obtained using exhaustive simulation. y 3
11
is not considered since the partial product corresponding to this bit is not included in LP minor. From table 2, it can be seen that considering y 2 11 y 1 11 y 0 11 = 000, the number of cases for which actual carry is 0 is 1024, and therefore approximate carry value for this case can be approximated as 0. Similarly the carry value can be approximated as 0 for all the cases except for y 2 11 y 1 11 y 0 11 = 111 where carry value is 1. To simplify the bias circuit, for the case y 2 11 y 1 11 y 0 11 = 011 & 110, carry value is approximated as 0. A single carry signal can be used to represent the approximate carry value from LP minor to LP major and this carry can be represented as Table 2 . ACTUAL CARRIES FROM LPminor to LPmajor FOR 8-BIT This can be implemented by a simple three input AND gate. This approximate carry signal is added to LP major and the resulting carry signals from this step are added as a compensation bias to MP. Table 3 shows the actual carry values generated from LP minor to LP major for all the possible values of y 3 11 y 2 11 y 1 11 y 0 11 which are obtained using exhaustive simulation for a 10-bit modified Booth multiplier. y 4 11 is not considered due to the fact that the partial product corresponding to this bit is not included in LP minor. 0  0001  12288  12240  48  0  0  0  0010  12288  12096  192  0  0  0  0011  36864  18400  18416  48  0  0  0100  12288  11520  768  0  0  0  0101  36864  18592  18224  48  0  0  0110  36864  18304  18368  192  0  0  0111  110592  17344  75456  17744  48  0  1000  12288  9216  3072  0  0  0  1001  36864  19360  17456  48  0  0  1010  36864  19072  17600  192  0  0  1011  110592  17664  74048  18832  48  0  1100  36864  17920  18176  768  0  0  1101  110592  18592  72768  19184  48  0  1110  110592  17664  73472  19264  192  0  1111  331776  12960  153344  151680  13744  48 From Table 3 , it can be observed that if y 3 11 y 2 11 y 1 11 y 0 11 = 0000, the number of cases for which actual carry is 0 is 4096 and therefore the carry value for this case can be approximated as 0. Similarly the carry value can be approximated as 0 for all the cases except for y 3 11 y 2 11 y 1 11 y 0 11 = 0111, 1011, 1101, 1110 and 1111 where carry value is 1. To simplify the bias circuit, for the combinations y 3 11 y 2 11 y 1 11 y 0 11 =0011, 0101, 0110, and 1100 carry value is approximated as 0 even though the number of cases for which the carry value is 1 or 0 are equal.. A single carry signal can be used to represent the approximate carry value from LP minor to LP major From table 3, using Karnaugh map simplification, approximate carry signal can be obtained. y 0 11 =00000 combination, since the actual carry is 0 for all the cases, carry value for this combination can be approximated as 0. Carry value can be approximated as 0 for y 4 11 y 3 11 y 2 11 y 1 11 y 0 11 =00001, 00010, 00100, 01000 and 10000. For the combinations, 00011, 00101, 00110, 01001, 01010, 01100, 10001, 10010, 10100, 11000 carry value can be approximated as 0. For the remaining combinations, carry value can be approximated as 1 except for the combination 11111, where the number of cases for which carry value is 2 is 2243488. Hence two number of carry signals are required to represent the approximate carry value from LP minor to LP major. Again using table 4, with k-map simplification, approximate carry signals can be obtained.
Simulation Results and Discussions
The accuracy of different fixed-width multipliers can be measured in terms of the various performance parameters like maximum absolute error, average error and mean-square error. (10) Where and represent the output of standard and fixed-width multiplier respectively. The maximum absolute error indicates the maximum value of for all input combinations. is the average error and represents mean-square error. Table 5 and 6 show the simulation results. DTM represents direct-truncated multiplier and FWM denotes Fixed-Width multiplier. Table 5 and 6 show the simulation results of direct truncated multiplier, Fixed-width multipliers and the proposed technique in terms of maximum absolute error, mean error and mean-square error for the justified comparison. The results depict that the proposed technique has reduced errors compared to direct truncated and the existing technique with considerably smaller hardware overhead. In many DSP and multimedia applications, the final output is obtained by adding a series of products instead of a single multiplication operation. Under such situations, truncation errors will be accumulated which results in a large error. Hence for a multiplier to be accurate, it should have small mean and mean-square error. Fig.3a, 3b and 3c show the plot comparison of maximum absolute error, mean error and mean-square error respectively incurred by the proposed technique against existing multiplier for 8-bit multipliers. Fig. 4a, 4b and 4c represent the corresponding results for 10-bit.multipliers From the plot, it can be concluded that the proposed method has less error compared to direct-truncated and the existing technique. 
Conclusion
In this paper, a simple error compensation method for the modified Booth multiplier is proposed. For efficient generation of the compensation bias, the Booth encoder outputs have been used. The truncated bits have been divided into major group and the minor group. The estimation of the carry is done by exhaustive simulation .The results validate significant error reduction capabilities, in terms of the maximum absolute error, the mean error and the mean-square error compared with direct truncated and the other existing technique.
